A TMS320C6701/FPGA Based Frequency Selective RF Channel Simulator Using IF Sampling by Jeff R. Papenfuss & Mark A. Wickert
TEXAS INSTRUMENTS DSPS FEST, HOUSTON, TX, AUGUST 2{4, 2000 1
A TMS320C6701/FPGA Based Frequency Selective
RF Channel Simulator Using IF Sampling
Je R. Papenfuss Mark A.Wickert
Xircom Wireless Technology Group University of Colorado at Colorado Springs
jpapenfuss@omnipoint.com 719-262-3500 (fax 3589), wickert@signal.uccs.edu
Abstract|The implementation of a low cost, frequency se-
lective, RF channel simulator architecture is explored. The
system is implemented almost entirely in the digital domain
by use of IF sampling with the signal processing performed
in a Texas Instruments TMS320C6701 ﬂoating point DSP
and a Xilinx XC4044XL FPGA. The prototype system costs
less than $3900 and is capable of simulating three delay taps.
It is believed that a system capable of simulating 12 delay
taps with a bandwidth of 5 MHz could be built at a cost
less than $2000, at least an order of magnitude cheaper
than commercially available channel simulators of compara-
ble performance.
I. Summary
Designing a modern wireless communication system is a
formidable task. Today's users demand good voice quality,
have a low tolerance for busy signals or dropped connec-
tions, and desire error free, high-speed data transmission.
For a system to eciently meet these requirements, it must
perform well in many dierent environments where the
radio propagation characteristics vary considerably. En-
suring a product's performance requires not only analysis
and simulation, but also prototyping and testing. Unfortu-
nately, eld-testing a wireless product in all of the possible
radio environments is cost prohibitive and time consum-
ing. A much more practical approach is to use a real time
channel simulator that may be congured to emulate the
various radio propagation characteristics encountered in
the real world.
The available channel simulators on the market today
are complex and costly (from $24,000 to $500,000 [1]), of-
ten requiring several circuit cards and multiple processors.
Recent increases in the performance of digital signal pro-
cessors (DSPs) and eld programmable gate arrays (FP-
GAs) suggest the possibility of greatly reducing the cost
and complexity required in implementing a channel simula-
tor. This paper presents the implementation of a low cost
real-time frequency selective radio frequency (RF) channel
simulator.
II. Background
A mobile radio channel simulation which incorporates
both Doppler spreading and delay spread (doubly-spread
channel), is typically implemented using a bank of time
shifted independent Rayleigh ﬂat fading channel simu-
lators. Two frequently cited techniques for generating
Rayleigh ﬂat fading at a prescribed Doppler frequency are,
a discrete approximation using sums of sinusoids (Jakes
method [2]) and quadrature amplitude modulation by in-
dependent lowpass ltered (shaped) white Gaussian noise
sources [2], [3].
The discrete approximation can produce an extremely
accurate estimate of the theoretical Doppler autocorrela-
tion function using sums of sine and cosine generators.
This exacting performance comes at the expense of in-
creased computational burden for each ﬂat fading building
block. The quadrature amplitude modulation approach
obtains its accuracy by choosing a realizable rational trans-
fer function based lter (FIR and/or IIR) to approximate
the Doppler power spectrum. Since the power spectrum
and autocorrelationfunction form a Fourier transformpair,
the noise shaping lter directly controls the Doppler auto-
correlation function. In this work the quadrature ampli-
tude modulation technique is implemented using an e-
cient noise shaping lter implementation based on [4].
The Doppler frequency referred to above is the maxi-
mum Doppler frequency (shift) associated with the true
carrier frequency of interest. The maximum Doppler fre-
quency, fm, is the vehicle velocity times the carrier fre-
quency divided by the speed of light. In the design of the
Doppler noise shaping lter described later, fm in Hz is
normalized by the sampling rate.
We assume that the receive antenna is a vertical
monopole and the arriving signal rays are uniformly dis-
tributed in arrival angle for each Rayleigh bundle. This
produces the so-called bathtub Doppler power spectrum for
the quadrature signals
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where b is the mean carrier power level. The corresponding
Doppler autocorrelation function is
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where J0 is the Bessel function of the rst-kind order zero.
The digital noise shaping lter, described later in this pa-
per, is designed to approximate the above bathtub spec-
trum and have a cuto frequency that corresponds to the
desired Doppler frequency (vehicle velocity) that is to be
simulated. A good simulator design should be capable of
representing vehicle velocities (Doppler frequencies) rang-
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III. Implementation Issues
The goal of this study was to design, build, and test a
proof of concept prototype of a low cost real-time frequency
selective RF channel simulator which could accommodate
the wide bandwidth of present and future mobile radio sys-
tems, provide sucient time resolution in the specication
of delay taps, and allow system conguration ﬂexibility via
a Graphical User Interface (GUI). These system objectives
present dicult implementation tradeos and limitations
imposed by several critical design parameters. Those with
the biggest impact on the architecture are: the large band-
width required, the hardware cost, the mobile speed, the
interpolation of Doppler spectrum up to intermediate fre-
quency, and the processing power required to implement a
sucient number of delay taps.
The target bandwidth of the system was 5 MHz. This
number was deemed appropriate for encompassing the de-
velopment needs of evolving third generation wireless stan-
dards. Building an analog system to accomplish the multi-
tap delay line and fading generators proves to be pro-
hibitively expensive at higher bandwidths. In addition, the
accuracy and repeatability increases as more of the design
is moved into the digital domain. Thus, an IF sampling
architecture was chosen for this design. Implementing a
digital system with 5 MHz of bandwidth requires a sam-
pling rate of at least 10 MHz according to the Nyquist
sampling theorem [5]. This sampling rate is easily achiev-
able with today's high speed and low cost analog to digital
(A/D) converters and digital to analog (D/A) converters.
The bottleneck for this system arises from the amount of
processing required on the digitized signal. Even with the
advances made recently in digital signal processors (DSPs),
it is still not feasible to implement the entire frequency se-
lective fading system in a single processor.
A signicant portion of the processing power, measured
in millions of instructions per second (MIPS), required by
the simulator is attributed to the interpolation of the low
bandwidth Doppler spectrum up to the intermediate fre-
quency (IF) of the system. Since the Doppler spectrum
must be convolved with the input signal spectrum, or mul-
tiplied in the time domain, this requires that the two sig-
nals be represented in the digital domain at the same rate.
In other words, one sample from the fading generator must
be multiplied by a corresponding sample of the input sig-
nal. The Doppler spectrum for mobile speeds of interest
is typically less than 2 kHz wide [2], while the minimum
digital IF for a signal bandwidth of 5 MHz is > 2:5M H z .
The resulting interpolation factor is on the order of 1000.
The process of interpolation is described simply as in-
creasing the sample rate of a previously digitized signal by
estimating the analog signal's trajectory between the avail-
able samples and placing additional samples along this es-
timated trajectory. This process may be accomplished e-
ciently and accurately by simply placing zeros between the
known samples and ltering the resulting sequence with a
properly designed FIR lter as represented by Fig. 1.
One interesting point to note from this process is that
the FIR lter must have a memory, or length, long enough
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Fig. 1. Traditional interpolation.
H0(Z)
Y(Z) X(Z)
H1(Z)
H2(Z)
HL-1(Z)
Fig. 2. Polyphase interpolation.
to span the distance between the known samples. In the
case of the channel simulator, this would require an FIR
lter of minimum length 1000. Using a polyphase lter
representation as described in [6] reduces the complexity
of this lter considerably. The polyphase lter model is
shown in Fig. 2, where the coecients of the polyphase
lters, hp[n], are related to the coecients of the lter in
Fig. 1, h[n], by
hp[n]=h[nL + p]( 3 )
The advantage of the polyphase structure is that it per-
forms the ltering at the lower sampling rate.
Even with the eciency improvement of the polyphase
lter, implementing an interpolation on the order of
L=1000 in real-time is still impractical. A more ecient
approach is to perform the interpolation in multiple steps
[7]. This reduces the complexity to a more reasonable level
for realization in a DSP chip. Thus, designing the interpo-
lation becomes an exercise in optimizing the number and
lengths of the interpolation stages. Specically, for the
channel simulator, the number of processor cycles required
to perform the interpolation is dictated by the inner loop
of the polyphase FIR interpolation lter. This loop is de-
scribed by
y[n]=x[k]h[p]+x[k − 1]h[L + p]( 4 )
where n is the sample index after interpolation and k is
the sample index before interpolation. The execution of
this loop in a DSP requires 4 loads, 2 additions, 2 mul-
tiplies, and 1 store; for a total of 9 instructions. Assum-
ing that today's very long instruction word (VLIW) DSP
architectures can execute some of the instructions in par-
allel (a complicated issue determined by factors such as
pipeline delays and allocation of instructions to separate
arithmetic logic units), this operation could be executed in
as few as 2 cycles. This absolute best case is for the fastest
available processor, the Texas Instruments TMS320C6701,
which has 8 parallel execution paths, two of which may per-
form multiplies [8]. This assumes that the pipeline is keptTMS320C6710 BASED CHANNEL SIMULATOR USING IF SAMPLING 3
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Fig. 3. Shaping lter realization.
full 100% of the time. A more realistic, yet still somewhat
optimistic, estimate would place the number of cycles at
4. Given that each tap delay has both an in phase (I)
and quadrature (Q) component, the estimated number of
cycles per tap for the inner loop of the FIR is 8.
The number of CPU cycles per output of the fading gen-
erator, if implemented in DSP, approaches the number of
cycles for the inner loop, 8, in the best case. This is shown
as
c =
r
Qn−1
i=0 Li
+
m
Qn−1
i=1 Li
+
m
Qn−1
i=2 Li
+ + m (5)
where r is the number of cycles for the random number
generator, n is the number of interpolation stages, m is
the number of cycles in the inner loop, and L is the inter-
polation factor for each stage. For example, if two inter-
polation stages are used, the number of cycles per output
is
c =
r
L0L1
+
m
L1
+ m (6)
Thus, in the best case, assuming a reasonable number for
r, c approaches m. From the above, m is 8 in the best case
for this system. Since the system clock is 160 MHz and
the minimum sampling rate for the desired bandwidth is
10 MHz, this means that each fading generator must out-
put a value every 16 clock cycles. This analysis constrains
the number of taps in the multipath model to 2 in the very
best case if the DSP must do all of the processing. This
result is what led to the inclusion of a eld programmable
gate array (FPGA) in the system to increase the number
of available MIPS. The FPGA accelerates the interpola-
tion and multiplication processes by implementing them
in parallel.
IV. The Prototype Architecture
This protoype is based on a paper by Wickert and Jay-
cobsmeyer which describes a software simulation of the
QAM method using IIR Doppler shaping lters and FIR
linear interpolation lters as shown in Fig. 3 [4]. The cas-
caded Chebyshev and Butterworth shaping lter was cho-
sen based on the requirements of the TIA IS-55A specica-
tion [9]. The output of the shaping lter is upsampled and
interpolated to reduce the number of calculations needed
in the simulation. This variation of the QAM method was
chosen for implementation due to its computational e-
ciency.
A thesis by C. M. Keen implements a ﬂat fading soft-
ware simulation of the Wickert/Jaycobsmeyer method in
the C language on a PC platform [10]. The Cheby-
shev/Butterworth lter synthesis is described in detail in
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Fig. 4. System components.
this reference. To summarize, the digital IIR lter is de-
rived from an analog prototype using the bilinear trans-
form. The spectral moments, bo and b2 of the resulting
lter, are calculated using
bn =( 2 )n
Z 1=2
0
jH(ej2f)j2fn df (7)
where H(ej2f) is the transfer function of the lter with
f being the normalized digital frequency in cycles/sample.
These moment values are used to calculate the sampling
rate normalized (maximum) Doppler frequency, fm,a c -
cording to
fm =
1
2
r
2b2
b0
(8)
for a particular digital lter cuto frequency, fc.I f fm
from (8) is not within the desired tolerance, then the cut-
o frequency of the digital lter is changed and a second
iteration commences. Iteration, via a bisection algorithm,
continues until a lter giving an acceptable fm results. The
lter synthesis portion of Keens program is adopted and
modied to work under the Microsoft Windows environ-
ment for this prototype.
The system architecture shown in Fig. 4 consists of three
hardware components. A standard personal computer
(PC) provides the Doppler shaping lter synthesis, am-
plitude scaling, and the graphical user interface (GUI). A
Texas Instruments TMS320C6701 EVM DSP board which
connects to the PC's PCI bus is responsible for the random
number generator, Doppler spectrum shaping lter, and
the rst interpolation stage. An AED100 daughterboard
from Signalware contains the A/D and D/A components
as well as the FPGA for the tapped delay line, multipliers,
and nal interpolation stage of each fading generator. A
detailed block diagram of the system appears in Fig. 5.
The system employs bandpass sampling of a 70 MHz
intermediate frequency signal with up to 5 MHz of band-
width. Bandpass sampling theory states that a signal may
be sampled with a rate that is much less than the highest
frequency component of the input signal without aliasing,
provided that [11]
nfs + B  2fo  (n +1 ) fs − B (9)
where n is a positive integer, fo is the center frequency of
the input signal, fs is the sampling frequency, and B is4 TEXAS INSTRUMENTS DSPS FEST, HOUSTON, TX, AUGUST 2{4, 2000
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Fig. 5. System architecture.
 
Fig. 6. Bandpass Sampling (Reproduced with permission from [11]).
the bandwidth of the signal. This under sampling process
eectively translates the input signal to a digital IF which
is an alias of the input signal as shown in Fig. 6.
For this design, the sample clock is 11.1 MHz, thereby
setting the input frequency range from 66.6 MHz to 71.6
MHz, with a digital IF of 2.5 MHz. An analytic signal is
derived by splitting the signal into two paths and Hilbert
transforming one path with an asymmetric FIR lter while
introducing the equivalent group delay in the second path
via an FIR all pass lter.
The resulting analytic signal enters the tapped delay line
where user selected delays are introduced. The delayed
signals are each multiplied in the time domain by the in-
dependent fading generator signals as shown in Fig. 5. The
fading generator consists of the random number generator,
two interpolation stages, and the modulator. The random
number generator creates two white, uncorrelated, Gaus-
sian random number sequences. This method is based on
the C compiler's built in rand() function as described in
[12]. The rand() function generates uniformly distributed
random integers, which are converted into a Rayleigh dis-
tributed random variable by inverting the Rayleigh cumu-
lative distribution function to obtain
R =
p
−22 loge(1 − rand()=RMAX) (10)
where 2 sets the variance of the Rayleigh variates and
RMAX is the maximum random number generated by the
rand() function. The resulting uncorrelated outputs are
generated using
X = Rcos and Y = Rsin (11)
where , a uniform on [0;2] random variate, is also gen-
erated using the rand() function. To speed up the im-
plementation, a table of R values is stored in the EVM
memory along with cosine and sine tables.
Each output from the random number generator has its
spectrum shaped by an IIR lter to approximate the eects
of Doppler spreading. The classical Doppler spectrum de-
rived in [2] is approximated according to the guidelines
dened in [9]. The mobile speed and carrier frequency pa-
rameters are input by the user through a Windows-based
GUI. The lter coecients for the Doppler shaping IIR
lters are calculated on the PC and downloaded over the
PCI bus to the DSP card.
The rst interpolation stage is accomplished in the
DSP by using the FIR polyphase representation of a
linear interpolation lter. The impulse response of the
interpolation lter is the triangle sequence given by
f1;2;3;4;5;6;7;8;9;10;9;8;7;6;5;4;3;2;1g. The response
of this lter is designed to have nulls corresponding to the
images resulting from the introduction of zeros in the in-
terpolation process.
The second interpolation stage is also a linear interpola-
tor. Because of the high sampling rate, this stage is imple-
mented partially in the FPGA. The impulse response for
the second interpolation stage is of the same form as that in
the rst stage, but is realized dierently. The DSP calcu-
lates a slope value between the previous and current sam-
ples output from the rst interpolation stage and writes
this slope value to the FPGA. The FPGA increments an
accumulator by the slope value on each sample clock cy-
cle to obtain the output signal (See Fig. 5). Fig. 7 shows
the results of a simulation of the interpolator structure.
This spectral plot shows the upsampling leakage that re-
sults from the non-ideal interpolation lter. The leakage
components are down about 60 dB.
Once the interpolation of the Doppler spectrum is com-
plete, the resulting in phase and quadrature components
are multiplied by the corresponding components of the
sampled and delayed input signal. The I and Q products
sum to complete one tap of the multipath simulator. Each
additional tap repeats this process with the outputs being
summed together immediately before the D/A converter.
A third-order Bessel low pass lter is used for reconstruc-
tion. It is worth noting that the ﬂexibility of the architec-
ture allows reconguring the system for use with Doppler
spectra other than the classical simply by reprogramming
the lter coecients. Furthermore, the system hardware is
not limited to using the QAM method. It is feasible that
the popular Jakes method could be used as well.TMS320C6710 BASED CHANNEL SIMULATOR USING IF SAMPLING 5
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Fig. 7. Interpolation Simulation First Stage in DSP , Second Stage
in Matlab.
V. System Performance
The prototype system has a bandwidth of approximately
5 MHz with a delay tap spacing of less than 100 nanosec-
onds. The fading statistics of each tap compare favorably
with test specications in the TIA IS-55A performance
standard for mobile stations [9]. The measured level cross-
ing rate is compared to the theoretical in Fig. 8. The
dynamic range of the prototype is limited by the 8-bit
A/D and D/A converters. More dynamic range is desir-
able because the multipath environment typically causes
fades greater the 40 dB. This could easily be implemented
by integrating 10 or 12 bit A/D and D/A converters.
The prototype is limited to three delay taps due to the
amount of logic in the FPGA. This prototype uses a Xil-
inx XC4044XL with a maximum of 80,000 logic gates.
This component is at 97% capacity with three taps and
maximum delays of about 20s. Given this limitation of
FPGA resources, the delay spacing is not dynamically re-
congurable on the prototype. A new FPGA le must be
loaded into the FPGA for each desired delay congura-
tion. These limitations could be overcome by upgrading
the FPGA on the daughterboard. The state of the art
Xilinx Virtex FPGA has a capacity greater than 4 million
gates. With this factor of 50 increase in capacity, it is safe
to assume that 12 congurable tap delays could be im-
plemented in the FPGA. The DSP has plenty of available
bandwidth to accommodate 12 taps.
Fig. 9 shows the measured Doppler spectrum for a sim-
ulated signal with mobile velocity of 100 kph and carrier
frequency of 850 MHz. The 3 dB bandwidth is approxi-
mately 150 Hz and the peak is approximately 60 Hz from
fo, which is roughly 75% of fm. These values are consistent
with the desired results.
The characterization of the delay properties of the chan-
nel simulator is based on the sliding correlator measure-
ment system [5]. Since a spread spectrum sliding correla-
tor measurement system with the desired frequency range
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Fig. 8. Measured (dashed) vs. theoretical (solid) level crossing rates.
 
 
Fig. 9. Measured Doppler spectrum.
was not available for use in this testing, a system using
a GSM transmitter and receiver was implemented. The
transmitter outputs GSM access bursts during one times-
lot of each frame. Each access burst contains a training
sequence with good correlation properties which is used
for timing advance measurements in the GSM reverse link
[13]. A hardwired signal from the transmitter to the re-
ceiver provides timing synchronization of the bursts. The
receiver samples the GSM signal at the baud rate and cor-
relates the received samples with the known training se-
quence. As in the spread spectrum sliding correlator, the
resulting correlation shows the delay prole of the channel.
Fig. 10 shows a waterfall plot of 10 consecutive bursts,
with the channel simulator congured for three taps with
power levels of 0, -6, and -12 dB. The second tap is cong-
ured for an excess delay approximately 14.5s. The third
tap is congured for an excess delay of approximately 29s.
VI. Conclusions
The cost of the prototype components appears in Ta-
ble 1. The cost of the RF sections is included for com-
parison with other available channel simulators. This RF6 TEXAS INSTRUMENTS DSPS FEST, HOUSTON, TX, AUGUST 2{4, 2000
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Fig. 10. Delay spread characterization.
TABLE I
Prototype hardware cost.
Component Cost
Texas Instruments TMS320C6701 EVM $1495
Signalware AED-100 Daughter board $995
XC4044XL FPGA Option for AED-100 $810
SAW Filter $100 (Est.)
RF Sections $500 (Est.)
Total Prototype Hardware Cost $3900
section cost was conservatively estimated based on discus-
sions with the expert radio designers at Xircom Wireless
Technology Group (formerly Omnipoint Technologies).
This prototype implementation has some ineciency
due to the number of unused parts included in both the
DSP board and the daughterboard. Integrating the system
onto one custom printed circuit board and eliminating un-
used parts could reduce the cost considerably. It is believed
that this system could be built in small quantities for as
little as $2000 per unit. This does not include the cost of
the PC or the signal generator used for the local oscillator,
which are common items in most engineering laboratories.
When compared to the cost of the commercially available
channel simulators, this is a reduction of at least one order
of magnitude.
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